ETR0203_005b

Low Voltage Detectors ($V_{DF} = 0.8V \sim 1.5V$) Standard Voltage Detectors ($V_{DF} = 1.6V \sim 6.0V$)

■GENERAL DESCRIPTION

The XC61G series are highly precise, low power consumption voltage detectors, manufactured using CMOS and laser trimming technologies.

Detect voltage is extremely accurate with minimal temperature drift.

Both CMOS and N-ch open drain output configurations are available.


■ APPLICATIONS


- Microprocessor reset circuitry
- Memory battery back-up circuits
- Power-on reset circuits
- Power failure detection
- System battery life and charge voltage monitors

■ FEATURES

Highly Accurate	: ±2%
Low Power Consumption	: 0.7 μ A [VIN=1.5V] (TYP.)
Detect Voltage Range	: 0.8V ~ 1.5V in 0.1V
	increments (Low Voltage)
	: 1.6V ~ 6.0V in 0.1V
	increments (Standard Voltage)
Operating Voltage Range	: 0.7V ~ 6.0V (Low Voltage)
	: 0.7V~10.0V (Standard Voltage)
Detect Voltage Temperat	ure characteristics
	: ±100ppm/°C (TYP.)
Output Configuration	: N-ch open drain output or CMOS
Operating Ambient Temperature	: -40°C ∼ 85°C
Package	USP-3

■ TYPICAL APPLICATION CIRCUITS







CMOS Output


N-ch Open Drain Output

■ TYPICAL PERFORMANCE CHARACTERISTICS





■ PIN CONFIGURATION



(BOTTOM VIEW)

■ PIN ASSIGNMENT

PIN NUMBER	PIN NAME	FUNCTION	
USP-3			
3	Vin	Supply Voltage	
1	Vss	Ground	
2	Vout	Output	

■PRODUCT CLASSIFICATION

Ordering Information


XC61G 1234567-8 (*1)

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
1	Output Configuration	С	CMOS output
U	Output Configuration	N	N-ch open drain output
<u></u>			e.g. 0.8V → ②0, ③8
23	Detect Voltage	08 ~ 60	e.g. 1.5V → ②1, ③5
4	Output Delay	0	No delay
5	Detect Accuracy	2	Within $\pm 2\%$
67-8	Packages (Order Unit)	HR-G	USP-3 (3,000/Reel)


(*1) The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully RoHS compliant.

■ BLOCK DIAGRAMS

(1) CMOS Output



(2) N-ch Open Drain Output



■ABSOLUTE MAXIMUM RATINGS

					Ta = 25°C	
PAF	RAMETER		SYMBOL	RATINGS	UNITS	
lugart Malta pa		*1	Vin	Vss-0.3 ~ 9.0	V	
Input Volta	ige	*2	VIN	Vss-0.3 ~ 12.0	V	
Output Current		*1	Ιουτ	50	mA	
Output Cur	Output Current			50	IIIA	
	CMOS		Vouт	Vss -0.3 ~ VIN +0.3		
Output Voltage N-ch Open Dra		n Output *1		Vss -0.3 ~ 9.0	V	
	N-ch Open Drai	n Output *2		Vss -0.3 ~ 12.0		
Power Dissipation	USP-3		Pd	120	mW	
Operating Ambient Temperature		Topr	-40 ~ 85	C°		
Storage Temperature Range		Tstg	-40 ~ 125	C°		

■ ELECTRICAL CHARACTERISTICS

$V_{DF(T)} = 0.8 \text{ to}$	6.0V ± 2%								Ta=25°C
PARAN	I ETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNITS	CIRCUITS
Detect	Voltage	Vdf	V _{DF(T)} =0.8V~1 V _{DF(T)} =1.6V~6		V _{DF} x 0.98	V_{DF}	V _{DF} x 1.02	V	1
Hysteres	is Range	VHYS			V _{DF} x 0.02	V _{DF} x 0.05	V _{DF} x 0.08	V	1
			V _{IN} = 1.5V	1	-	0.7	2.3		
			V _{IN} = 2.0V	1	-	0.8	2.7		
Supply	Current	lss	V _{IN} = 3.0V	1	-	0.9	3.0	μA	2
			$V_{IN} = 4.0V$	'	-	1.0	3.2		
			V _{IN} = 5.0V		-	1.1	3.6		
Operating	n Voltage	Vin	VDF(T) = 0.8V tc		0.7	-	6.0	v	1
Operating	g voltage	VIN	VDF(T) = 1.6V tc	0.0V	0.7	-	10.0	v	1
Output	Output Output		N-ch, V _{DS} = 0.5V -	VIN =0.7V	0.10	0.80	-		3
Output Current (Low Voltage)		N-CI, $V_{DS} = 0.5V$	$V_{IN} = 1.0V$	0.85	2.70	-		J	
		CMOS, P-ch, V _{DS} =2.1V	V _{IN} =6.0V	-	-7.5	-1.5		4	
			V _{IN} =1.0V	1.0	2.2	-			
	lout	-	V _{IN} =2.0V	3.0	7.7	-	mA		
Output	Current		N-ch, $V_{DS} = 0.5V$	V _{IN} =3.0V	5.0	10.1	-		3
(Standard Voltage)				V _{IN} =4.0V	6.0	11.5	-	1	
(etalladia tellage)			V _{IN} =5.0V	7.0	13.0	-			
			CMOS, P-ch, V _{DS} =2.1V	V _{IN} =8.0V	-	-10.0	-2.0		4
Leakage	CMOS Output (Pch)	ILEAK	V _{IN} =V _{DF} x0.9, V _{OUT} =0V V _{IN} =6.0V, V _{OUT} =6.0V ^{*1} V _{IN} =10.0V, V _{OUT} =10.0V ^{*2}		-	-10	-	nA	3
Current	N-ch Open Drain				-	10	100		
Tempe Charac	erature teristics	ΔV _{DF} ∕ (ΔTopr·V _{DF})	$-40^{\circ}C \leq Topr \leq 85^{\circ}C$		-	±100	-	ppm/ °C	1
Delay (VdR → Voi	[,] Time ∪⊤ inversion)	t _{DLY}	V _{DR} →Vou⊤ inversion		-	0.03	0.2	ms	5

NOTE:

*1 : Low Voltage (V_{DF(T)}=0.8V~1.5V)

*2 : Standard Voltage (V_{DF(T)}=1.6V~~6.0V)

 $V_{DF(T)}$: Nominal detect voltage


Release Voltage: $V_{DR} = V_{DF} + V_{HYS}$

OPERATIONAL EXPLANATION

CMOS output

- When input voltage (VIN) is higher than detect voltage (VDF), output voltage (VOUT) will be equal to VIN.
 (A condition of high impedance exists with N-ch open drain output configurations.)
- ② When input voltage (VIN) falls below detect voltage (VDF), output voltage (VOUT) will be equal to the ground voltage (Vss) level.
- 3 When input voltage (VIN) falls to a level below that of the minimum operating voltage (VMIN), output will become unstable. (As for the N-ch open drain product of XC61CN, the pull-up voltage goes out at the output voltage.)
- When input voltage (VIN) rises above the ground voltage (VSS) level, output will be unstable at levels below the minimum operating voltage (VMIN). Between the VMIN and detect release voltage (VDR) levels, the ground voltage (VSS) level will be maintained.
- (5) When input voltage (VIN) rises above detect release voltage (VDR), output voltage (VOUT) will be equal to VIN. (A condition of high impedance exists with N-ch open drain output configurations.)
- (6) The difference between VDR and VDF represents the hysteresis range.

Timing Chart




■NOTES ON USE

- 1. Please use this IC within the stated absolute maximum ratings. For temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded.
- 2. When a resistor is connected between the VIN pin and the power supply with CMOS output configurations, oscillation may occur as a result of voltage drops at RIN if load current (IOUT) exists. (refer to the Oscillation Description (1) below)
- 3. When a resistor is connected between the V_{IN} pin and the power supply with CMOS output configurations, irrespective of N-ch open-drain output configurations, oscillation may occur as a result of through current at the time of voltage release even If load current (IouT) does not exist. (refer to the Oscillation Description (2) below)
- 4. Please use N-ch open drain output configuration, when a resistor R_{IN} is connected between the V_{IN} pin and power source. In such cases, please ensure that R_{IN} is less than $10k\Omega$ and that C is more than 0.1μ F, please test with the actual device. (refer to the Oscillation Description (1) below)
- 5. With a resistor R_{IN} connected between the V_{IN} pin and the power supply, the V_{IN} pin voltage will be getting lower than the power supply voltage as a result of the IC's supply current flowing through the V_{IN} pin.

6. In order to stabilize the IC's operations, please ensure that V_{IN} pin input frequency's rise and fall times are more than 2μ s/ V.

7. Torex places an importance on improving our products and its reliability. However, by any possibility, we would request user fail-safe design and post



Oscillation Description

(1) Load current oscillation with the CMOS output configuration


When the voltage applied at power supply, release operations commence and the detector's output voltage increases. Load current (IOUT) will flow at RL. Because a voltage drop (RIN x IOUT) is produced at the RIN resistor, located between the power supply and the VIN pin, the load current will flow via the IC's VIN pin. The voltage drop will also lead to a fall in the voltage level at the VIN pin. When the VIN pin voltage level falls below the detect voltage level, detect operations will commence. Following detect operations, load current flow will cease and since voltage drop at RIN will disappear, the voltage level at the VIN pin will rise and release operations will begin over again.

Oscillation may occur with this "release - detect - release" repetition.

Further, this condition will also appear via means of a similar mechanism during detect operations.


(2) Oscillation as a result of through current


Since the XC61G series are CMOS IC s, through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, oscillation is liable to occur as a result of drops in voltage at the through current's resistor (RIN) during release voltage operations. (refer to Figure 3) Since hysteresis exists during detect operations, oscillation is unlikely to occur.



■TEST CIRCUITS

Circuit 1







Circuit 3


Circuit 4

Circuit 2






Circuit 5



* 1 : The resistor is not necessary with CMOS output products.

■TYPICAL PERFORMANCE CHARACTERISTICS

Low Voltage



Note: Unless otherwise stated, the N-ch open drain pull-up resistance value is $100 k \Omega$.

VIN =1.0V

0.8

Ta=-40°C

85°C

VDS=2.1V

1.5V

1.0V


0.5


5 6

Input Voltage: VIN (V)

25°C

1.0







Input Voltage: VIN (V)


8/15


Input Voltage: VIN (V)




(2) Detect, Release Voltage vs. Ambient Temperature












Standard Voltage (Continued)



Note: Unless otherwise stated, the N-ch open drain pull-up resistance value is $100k\Omega$.







(4) N-ch Driver Output Current vs. VDs


Standard Voltage (Continued)


(4) N-ch Driver Output Current vs. VDs





(5) N-ch Driver Output Current vs. Input Voltage








TOIREX 11/15


Standard Voltage (Continued)

(6) P-ch Driver Output Current vs. Input Voltage










■ PACKAGING INFORMATION

For the latest package information go to, <u>www.torexsemi.com/technical-support/packages</u>

PACKAGE	OUTLINE / LAND PATTERN	THERMAL CHARACTERISTICS
USP-3	USP-3 PKG	USP-3 Power Dissipation

■MARKING RULE

OUSP-3



USP-3 (TOP VIEW)

1 represents integer of output voltage and detect voltage

CMOS Output (XC61GC series)

MARK	VOLTAGE (V)
A	0.X
В	1.X
С	2.X
D	3.X
E	4.X
F	5.X
Н	6.X

N-ch Open Drain Output (XC61GN series)

MARK	VOLTAGE (V)
K	0.X
L	1.X
М	2.X
Ν	3.X
Р	4.X
R	5.X
S	6.X

2 represents decimal number of detect voltage

Ex:

MARK	VOLTAGE (V)	PRODUCT SERIES
3	X.3	XC61G**3
0	X.0	XC61G**0

③ represents delay time

MARK	Delay Time	PRODUCT SERIES
3	No	XC61G***0

④ represents production lot number 0 to 9,A to Z reverse character 0 to 9, A to Z repeated (G, I, J, O, Q, W excluded)

- 1. The product and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
- 2. The information in this datasheet is intended to illustrate the operation and characteristics of our products. We neither make warranties or representations with respect to the accuracy or completeness of the information contained in this datasheet nor grant any license to any intellectual property rights of ours or any third party concerning with the information in this datasheet.
- 3. Applicable export control laws and regulations should be complied and the procedures required by such laws and regulations should also be followed, when the product or any information contained in this datasheet is exported.
- 4. The product is neither intended nor warranted for use in equipment of systems which require extremely high levels of quality and/or reliability and/or a malfunction or failure which may cause loss of human life, bodily injury, serious property damage including but not limited to devices or equipment used in 1) nuclear facilities, 2) aerospace industry, 3) medical facilities, 4) automobile industry and other transportation industry and 5) safety devices and safety equipment to control combustions and explosions. Do not use the product for the above use unless agreed by us in writing in advance.
- 5. Although we make continuous efforts to improve the quality and reliability of our products; nevertheless Semiconductors are likely to fail with a certain probability. So in order to prevent personal injury and/or property damage resulting from such failure, customers are required to incorporate adequate safety measures in their designs, such as system fail safes, redundancy and fire prevention features.
- 6. Our products are not designed to be Radiation-resistant.
- 7. Please use the product listed in this datasheet within the specified ranges.
- 8. We assume no responsibility for damage or loss due to abnormal use.
- 9. All rights reserved. No part of this datasheet may be copied or reproduced unless agreed by Torex Semiconductor Ltd in writing in advance.

TOREX SEMICONDUCTOR LTD.